

[illegible]

- jc542 U.S. PTO  
09/651754  
08/30/00

CERTIFICATE OF MAILING

Express Mail Mailing Label No. EK745231754US

Date of Deposit August 30, 2000

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Assistant Commissioner of Patents and Trademarks, Washington, DC 20231.

Mailer Lynn E. Cabiles

(print)

Mailer *Lynn E. Cabiles*  
(signature)

TRANSCEIVER-PROCESSOR BUILDING

BLOCK FOR ELECTRONIC RADIO SYSTEMS

CROSS-REFERENCE TO RELATED APPLICATIONS

5

This Application is related to TRW Docket No. 20-0138,

Serial No. 09/651,752, filed concurrently herewith, and TRW

Docket No. 20-0140, Serial No. 09/651,757, filed concurrently

herewith.

10

BACKGROUND OF THE INVENTION

The present invention relates to avionics and electronic radio systems. In particular, the present invention relates to a transceiver-processor building block for an electronic radio system.

15

20

units, transceivers (or transmitters and receivers),  
transmitters, modems (or modulators and demodulators),  
digital signal processors, amplifiers, microphones, headsets,  
and the like. Thus, a voice channel reception radio function  
5 might be implemented using an antenna, an antenna  
preconditioning unit, a preselection filter/amplifier, a  
receiver, a demodulator, a digital to analog converter, and a  
headset. The resource assets were dedicated as a point  
design to the particular radio function that the resource  
10 assets were designed to perform.

In other words, prior electronic radio systems were  
developed using point design architectures that were unique  
to the radio functionality being provided. Each radio  
function required a separate dedicated architecture that lead  
15 to a fixed design that was difficult to modify, for example,  
for performance upgrades, capability additions, and  
technology enhancements. As the total number of radio  
functions increased that the aircraft was required to  
perform, so did the complexity and the size, weight, and  
20 power requirements of the electronic radio system as a whole.  
However, the need to limit the size, weight, and power  
requirements in an aircraft is paramount.

Aircraft, and in particular military aircraft, commonly have their flight plans (called mission, such as, Close Air Support, CAS) broken up into units referred to as mission segments. Commonly, during any given mission segment, the aircraft exercises only a predetermined subset of the radio functions that the aircraft supports. As examples, mission segments may include "Departure and Recovery", during which a first subset of radio functions operate, "Air-to-Air Combat and Ground Attack", during which a second subset of radio functions operate, and "Safe Return to Base", during which a third subset of radio functions operate. Although the aircraft uses only a subset of all its radio functions during a mission segment, past electronic radio system designs often required the aircraft to carry all of the resource assets necessary to provide the full set of radio functions at all times.

The path that radio function data takes through the resource assets that support that radio function is referred to as a function thread. For example, a VHF voice reception radio function thread may start at a VHF antenna, continue through a VHF antenna interface unit, a VHF receiver, a signal processor, and finally a headset. One disadvantageous

aspect of prior design techniques was that radio function threads were formed using independent sets of resource assets. In other words, resource assets were not shared based upon the radio function requirements for the post, 5 current, and future mission segment, thereby leading to the over-inclusion of resource assets to realize the electronic radio system.

10 In an effort to limit the size, weight, and cost of a electronic radio system, a building block approach was developed. Each building block was capable of performing a portion of the processing required by several different radio functions. However, many different types of building blocks existed. Thus, while an electronic radio system built using the wide variety of building blocks was able to share common 15 installation, packaging and infrastructure resources, the resulting integrated control and data routing created complex interdependencies between radio functions. The interdependencies further complicated the development cycle, and increased the potential for unexpected impact on existing 20 radio functions as a result of repair, replacement, or upgrade of another radio function.

[illegible][illegible][illegible][illegible]

The building block may also include an external control bus connected to the processor. An external control bus connector then provides direct accessibility to the external control bus from outside the multifunction slice. The local RF control bus carries control data from the processor to the transceivers. The radio network bus carries voice, data, function coordination control information, and relay data between multifunction slices. The external control bus controls assets outside of the multifunction slice (e.g., antenna preconditions, antenna configuration data, and switches). The building block may enhance separation between the network bus and the local RF control bus with electromagnetic shielding to prevent undesirable radiation of unencrypted or sensitive data into space.

The transceiver-processor building block may be used in an electronic radio system multifunction slice for supporting communication threads. The multifunction slice includes a RF aperture interface, transmitters, transceivers coupled to the RF aperture interface, and a processor coupled to the transceivers. The multifunction slice also includes a local RF control bus inaccessible directly from outside the



multifunction slice and connected between the processor, the transceivers, and the RF aperture.

A radio network bus couples to the processor and to a radio network bus connector that provides direct accessibility to the radio network bus from outside the multifunction slice. The multifunction slice also includes an avionics interface coupled to the processor, the avionics interface providing a core avionics output (carrying receive data, for example) and a core avionics input (carrying data to transmit, for example). In addition, the multifunction slice preferably includes an external control bus connected to the processor as well as an external control bus connector providing direct accessibility to the external control bus from outside the multifunction slice.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 illustrates an electronic radio system multifunction slice.

Figure 2 illustrates a multifunction electronic radio system implemented using multifunction slices.

Figure 3 shows a method for implementing a multifunction electronic radio system using multifunction slices.

Figure 4 illustrates an electronic radio system with reprogrammable resource assets.

5        Figure 5 shows a method for controlling a set of resource assets in an electronic radio system.

Figure 6 shows a method for designing an electronic radio system.

10       Figure 7 illustrates a transceiver-processor building block for an electronic radio system.

Figure 8 shows a method for operating a transceiver-processor building block.

#### DETAILED DESCRIPTION OF THE INVENTION

15       Turning now to Figure 1, that figure illustrates an electronic radio system multifunction slice 100 for an electronic radio system. The multifunction slice 100 includes an antenna interface/transmitter 102, a processor 104, multi-band transceivers 106, 108, 110 and 112, and an

avionics interface 114. The processor 104 and the transceivers 106, 108, 110 and 112 are shown grouped together as a transceiver-processor building block 116. The transceiver-processor building block 116 is discussed in detail below with reference to Figures 7 and 8. Each multifunction slice is a programmable multifunction radio identical in construction to every other multifunction slice, and, as will be described below, may be coupled together to create more complex electronic radio systems. Note that while the multifunction slice 100 is shown as having four transceivers 106, 108, 110 and 112, a multifunction slice may have greater or fewer transceivers, according to the particular application, and optimization of resource assets as described below. The core transceiver-processor building block 116 can contain as few as one transceiver, however, with the increased capabilities currently being provided and projected by DSPs, a larger number of transceivers results in a more capable, efficient and flexible design block.

The transceivers 106, 108, 110 and 112 provide transmit and receive functionality in the frequency spectrum assigned to the radio functions for which the multifunction slice 100 is responsible. The transceivers 106, 108, 110, and 112 are

preferably tunable over a very wide range of frequencies while keeping the complexity (and cost) to a minimum (e.g., from LO-VHF band to L band) in order to support a wide range of radio function frequencies. Functions outside of the core frequency design bands can be implemented by providing frequency up-down converters in the antenna interface/transmitter or antenna preconditioner assets. As a result, fewer transceiver types are generally needed in each multifunction slice, thereby facilitating the size, weight, and cost benefits of the slice based architecture described in more detail below.

The antenna interface/transmitter 102 of the slice couples one or more antenna preconditioners to the transceivers 106, 108, 110 and 112. The antenna interface 102 is accessible external to the slice through the antenna connector 120. The processor 104 controls the mapping of particular antenna preconditioners to particular transceivers. This control is provided in the form of RF control signals sent from the processor 104 to the antenna interface/transmitter 102 over the local RF control bus 122.

The processor 104 is accessible external to the multifunction slice 100 at one or more radio network bus

connectors 124. The multifunction slice 100 may be interconnected to one or more other multifunction slices through the network bus connectors 124. The local RF control bus 122 also connects the processor 104 to each of the  
5 transceivers 106, 108, 110 and 112 to provide control commands to transceivers 106, 108, 110 and 112. Bi-directional baseband data interfaces 10w, 10x, 10y, 10z are provided between the processor 104 and the transceivers 106, 108, 110, and 112. The processor 104 and its interconnection  
10 with other components of the electronic radio system multifunction slice 100 is discussed in detail with respect to Figures 7 and 8 below.

The avionics interface 114 couples the core avionics of the aircraft to the processor 104. The avionics interface  
15 provides an avionics input 126 and an avionics output 128. The avionics input 126 and output 128 are accessible at the avionics connector 130 of the electronic radio system multifunction slice 100. The avionics input 126 may be used, for example, to accept unencrypted voice or data signals that  
20 are to be encrypted and then transmitted. The avionics output 128 may provide, for example, data signals that have been received and decrypted.

5

10

20

particular antenna preconditioner allows that multifunction slice to run function threads through the preconditioner and associated antenna.

The multifunction slices 202, 204, 206, and 208 are also  
5 coupled to the core avionics network bus 226 of the aircraft  
at the avionics connectors 238 of the electronic radio system  
multifunction slices 202, 204, 206, and 208. The core  
avionics network bus 226 of the aircraft provides input to  
the multifunction slice from the rest of the aircraft. The  
10 core avionics network bus 226 also receives the output of the  
electronic radio system multifunction slices 202, 204, 206,  
and 208. The core avionics network bus 226 thereby servers  
as a general input / output structure that delivers  
information to be transmitted to the electronic radio system  
15 200 and that delivers information received by the electronic  
radio system 200 to, as examples, headsets and cockpit  
displays, or aircraft computers and other on-board avionics.

Turning next to Figure 3, that figure shows a flowchart  
300 of a method of implementing a multifunction electronic  
20 radio system. At step 302, the set of radio functions to be  
implemented by the electronic radio system is determined.  
The total number of simultaneous radio functions required and

the number of radio functions that each multifunction slice can implement will determine a minimum number of slices needed, given the capabilities of the transceiver-processor block being implemented within the slice. The larger the processor throughput, the more transceiver channels can be used, resulting in more functions being assigned to the slice. The transceivers used in each identical multifunction slice are of course selected to support the frequency bands used by the radio function threads. By implementing a transceiver operable over as wide frequency range as possible, fewer transceivers are generally needed in each multifunction slice.

At step 304, each of the radio functions identified in step 302 is assigned to a particular multifunction slice. At step 306, each multifunction slice is connected to each of the antenna preconditioning units associated with a radio function supported by that multifunction slice. If, for example, multiple radio functions supported by a multifunction slice share a common preconditioner, then a only single connection is preferably made to that preconditioner. At step 308, each multifunction slice is connected to the core avionics of the aircraft.



Once the multifunction slices are selected and interconnected, the processor portion of the transceiver processor block in the multifunction slices is primarily responsible for transmission and reception of voice and data  
5 over each function thread. As will be discussed in more detail below, in a multi-slice architecture one processor is assigned as a master processor and it may exercise coordination over each multifunction slices to program and reprogram the assignment of function threads to resource  
10 assets.

Turning next to Figure 4, that figure illustrates an electronic radio system 400 that is capable of reprogramming resource assets in real time. The electronic radio system 400 comprises antennas 402, 404, 406 and 408, antenna  
15 preconditioners 410, 412, 414, and 416, switch 418, the transceiver-processor block 405 consisting of transceivers 420, 422, 424 and 426, processor 428, and avionics interface 430. Note that in some cases the antenna preconditioner may be merely part of the RF cable, while in  
20 other cases it may contain amplifiers and filters to establish the function NF (sensitivity).

The antennas 402, 404, 406 and 408 support reception and transmission of signals at the frequencies assigned to the radio functions performed by the electronic radio system 400. While the electronic radio system 400 is shown in Figure 4 as having four antennas, an electronic radio system may have more or fewer antennas depending on the particular function thread requirements of the electronic radio system 400. Each of the antennas 402, 404, 406, and 408 is coupled, respectively, to an antenna preconditioner 410, 412, 414 and 416.

The antenna preconditioners 410, 412, 414 and 416 are coupled to the antenna interface switch/transmitter 418. The antenna interface switch/transmitter 418 may contain, for example, a 4-by-4 switch. The interface switch/transmitter 418 may map on a one-to-one basis, or it may be capable of operating in a multicast mode. The antenna interface switch/transmitter in many cases establishes the NF (sensitivity) and pre-selection bandwidth for functions. Each of the transceivers 420, 422, 424 and 426, is also connected to the switch 418. Voice and data from each of the transceivers 420, 422, 424 and 426, is communicated to the avionics interface 430 through the processor 428 via the

input connection 432 and the output connection 434 (which may be associated with a core avionics network bus connection described in Figure 7). Note that the antenna interface switch/transmitter 418 need not be an NxN switch, and that  
 5 additional switches may be provided between any of the resource assets. The processor 428 is preferably coupled to each switch provided, however, in order to support programmable function threads as described below.

The processor 428 is connected to each of the  
 10 transceivers 420, 424, 426 and 428 by the local RF control bus 436. The processor 428 controls the transceivers 420, 424, 426 and 428 by sending RF control signals over the RF control bus 436, for example, to command the transceiver to tune to a particular frequency and receive data, and to the  
 15 antenna interface switch/transmitter 418 to set static switches and tune filters. The processor 428 is also connected to the antenna interface switch/transmitter 418 (and any other switches provided) by means of switch control line 438, which is used for rapid switching and transmitter  
 20 control. The processor 428 may then send appropriate switching control signals over the switch control line 438 to control the low latency input / output behavior of the

antenna interface switch/transmitter 418. Information that is to be transmitted and received is communicated between the processor 428 and the transceivers 420, 422, 424 and 426 on the bi-directional baseband data interfaces 442.

5 During a particular mission segment, the processor 428 will generate RF control signals and switching control signals to create radio function threads that realize the radio functions required during that mission segment. For example, during a departure and recovery mission segment, the  
10 processor 428 generates RF control signals and switching control signals to create radio function threads to realize departure and recovery radio functions. Departure and recovery CNI functions may include, for example, voice communications, Instrument Landing Systems, indications and  
15 TACAN radio beacon acquisition.

In this respect, the processor 428 acts as a switching control unit to provide signal interconnection between resource assets to implement complete function threads. Thus, for example, in a voice transmission radio function,  
20 the processor 428 implements a path from the core avionics, through the processor (where encoding and encryption may occur), through a transceiver (where modulation, filtering,

and IF amplification occur), through the antenna interface switch/transmitter 418 (where antenna connection and RF power transmission occur), to a preconditioner, and finally to an antenna for radiation into space.

5        When the aircraft changes mission segments, for example, to an air-to-air combat and ground attack mission segment, the processor 428 generates the RF control signals and switching control signals that create radio function threads that realize air-to-air combat and ground attack radio  
10 functions.        Air-to-air combat and ground attack radio functions may include, for example, encrypted voice communications, reception on data channels over which special orders are transmitted, C-cell, narrow-band (NB) data reception (from a satellite, for example), Integrated  
15 Broadcast Services (IBS), Interrogation, IFF Transponder, Radar Altimeter, Link-16 Secure Anti-Jam Data Link and Global Positioning System threads (GPS).

      The processor 428 preferably generates RF control signals and switching control signals to implement only the  
20 radio function threads required in each mission segment. As a result, the electronic radio system need include only the resource assets required to support the maximum simultaneous

number of radio function threads across the mission segments. For example, assume that Table 1 represents the resource assets required in each of three mission segments A, B and C. Table 2 then shows the resource assets needed to implement the electronic radio system under prior independent resource asset design paradigms and the present reprogrammable resource asset paradigm.

Table 1	
Mission Segment	Resource Assets Required
A	Q, R, S
B	R, S, T
C	R, R, S

Table 2	
Design Used	Assets Required
Independent	Q, R, R, R, R, S, S, S, T
Reprogrammable	Q, R, R, S, T

As Table 2 shows, a substantial savings in the total number of resource assets required results through reassigning the function threads to the Q, R, R, S, and T resource assets as governed by the current mission segment.

In an electronic radio system designed using independent resource assets for each function thread, a total of nine resource assets are required. However, in the present real-time reprogrammable electronic radio system, only five asset  
 5 resources are required. A substantial decrease in the total number of resource assets leads to a direct decrease in the size, weight, power and cost requirements of the electronic radio system.

10 In operation, the processor 428 receives a radio function set selection signal over the radio network bus, for example. The radio function set selection signal indicates to the processor 428 which radio function threads are presently required. The processor 428 may receive the radio function set selection signal from the designated master  
 15 processor control software 440, residing in the same or another slice processor, that tracks the current mission segment of the aircraft. Alternatively, the radio function set selection signal may be received over the avionics interface in response to a pilot override or selection  
 20 switch.

Re-programmability of resource assets also leads to increased fault tolerance for critical radio functions. A

resource asset that fails may be circumvented by the processor 428 through RF and switching control signals that implement an alternate radio function thread that avoids the failed resource asset. This reconfiguration is set into motion by the master processor control software 440 which maintains knowledge of all assets' health and activity, along with function priority lists. Depending on the total number of radio functions that may be implemented and the number of radio functions used in the current mission segment, re-threading a critical radio function may cause a non-critical (or lower priority critical) radio function to become unavailable. Priorities among the various radio functions of each mission segment may be pre-programmed in the master processor control software 440 before a mission, with radio functions re-threaded according to their priorities. Alternatively, the pilot may also assign or override priorities for the radio functions in real time using a radio function demand switch assigned to any desired radio function.

Turning now to Figure 5, that figure shows a flowchart 500 of a method for controlling a set of resource assets in an electronic radio system. At step 502, the radio functions



required during a first mission segment for the aircraft are determined. Similarly, the radio functions required during a second mission segment for the aircraft are determined (step 504).

5 At step 506, a set of resource assets are configured to realize the first mission segment radio functions when the aircraft is operating in the first mission segment. As noted above, the configuration may include generating RF control signals and switching control signals to create radio  
10 function threads. Subsequently, when the aircraft is operating in a second mission segment, the resource assets are reconfigured to realize the second mission segment radio functions (step 508). This process is continued for all other mission segments.

15 With reference to Figure 6, that figure shows a flowchart 600 of a method for designing an electronic radio system. At step 602, a first, second and all mission segments are defined. Next, at step 604, the radio functions required in each of the mission steps are determined.

20 An asset resource allocation is performed to determine which asset resources are needed for the first mission segment radio functions and which asset resources are needed

for the second and all remaining mission segment radio functions (step 606). Next, the interconnection of resource assets through switching hardware is specified (step 608). The resource assets are connected such that all of the first mission segment radio functions are realizable during the first mission segment and all of the second mission segment radio functions are realizable during the second and all remaining mission segments.

At the resource asset minimization step 610, a minimal set of resource assets is determined (using e.g., a minimization algorithm), such that all of the radio functions associated with any one of the mission segments are simultaneously realizable using the minimal set of resource assets. Then, as additional mission segments occur, the processor 428 reprograms the radio function threads to implement the radio functions required in each additional mission segment. Because the number of resource assets has been minimized, the electronic radio system includes no unnecessary duplication of resource assets.

Turning now to Figure 7, that figure shows a transceiver-processor building block 700, which is the primary focus of this invention. The building block 700

includes a processor 702 coupled to multiple transceivers 704, 706, 708, 710. A radio network bus 712 connects to the processor 702 from outside the multifunction slice boundary 714 through the radio network bus connector 716. The building block 700 may be a physical hardware unit that may be inserted into a multifunction slice, for example. More generally, however, the building block 700 represents a design unit that an electronic radio system designer may, for example, retrieve from a CAD library when designing a new electronic radio system.

Inphase and Quadrature (IQ) interfaces 718, 720, 722, and 724 connect the processor 702 to the transceivers 704-710. The IQ interfaces 718-724, however, may be replaced with other data interfaces suitable for the particular modulation technique that the processor 702 employs and/or the type of implementation used for the transceivers 704-710. The building block 700 includes a local RF control bus 726 that also connects the processor 702 to the transceivers 704-710 and leaves the block 700 to control an antenna interface/transmitter unit that is within a slice, for example. Additionally, an external control bus 728 connects to the processor 702 to control assets outside of the

building block 700 and is accessible from outside the multifunction slice boundary 714 through the external control bus connector 730. Each transceiver 704-710 includes a RF input (e.g., the RF input 732) and a carrier output (e.g., the carrier output 734) that connect to, for example, an antenna interface switch/transmitter unit.

The processor 702 preferably includes imbedded cryptographic support for each transceiver 704-710 in the transmit and receive directions. In one embodiment, the processor 702 executes cryptographic support software from program memory to accomplish encryption and decryption. The result is that all data Red/Black isolation and multi-level security features are all implemented within the processor 702, simplifying the overall security maintenance implementation. In an alternate embodiment, dedicated cryptographic circuits are connected to the processor 702 and the transceivers 704-710 to handle encryption and decryption. The type of encryption applied is driven by the particular application in which the building block is used, and may include, for example, support for the following encryption standards: KGV-8, KGV-10, KGV-11, KGV-23, KG-84A, KGR-96, KY-58, and Havequick Applique.

The processor 702 performs control, high-rate modem and message protocol functions for the multifunction slice in which it resides. The high-rate modem functions include preprocessing, signal processing, data processing, and cryptographic processing for simultaneously implementing multiple radio functions. Thus, a single transceiver-processor building block 702 localizes the processing that, in the past, was distributed among numerous separate modules. Such localization may be implemented using high speed analog to digital converters, high clock speed digital signal processors (DSPS), high density Field Programmable Gate Arrays (FPGAs), high density memories, integrated cryptoprocessors, and common off the shelf bus devices. Message protocol functions include message filtering and routing functionality.

The processor 702 communicates outside of its multifunction slice over the radio network bus 712. To this end, the radio network bus 712 may be implemented as a common off the shelf bus, such as an IEEE-1394 bus. Because the radio network bus 712 travels between multifunction slices, the network bus is used for inter-slice communication, command, and coordination.

10

15

20

data is implemented and controlled within the processor 702, which also provides Tempest boundary control.

The transceivers 704-710 are preferably independently tunable over a wide range of frequencies and locally  
5 implement intermediate frequency, signal bandwidth, and gain characteristics, digitization of incoming RF signals, analog conversion of outgoing RF signals, and filtering of the incoming and outgoing RF signals before or after digitization. In order to control the transceivers, the  
10 local RF control bus 726 carries control information from the processor 702. To this end, the processor 702 may provide, for example, intermediate frequency bandwidth and intermediate frequency gain characteristic configuration information for each transceiver 704-710 as determined by the  
15 predetermined need for communication threads.

The local RF control bus 726 is isolated inside the multifunction slice, and controls only the assets within it's assigned slices. In other words, the local RF control bus 726 is not directly accessible from outside the multifunction  
20 slice that incorporates the building block ~~700~~<sup>700</sup>/~~714~~. While information on the local RF control bus 726 may eventually work its way outside the multifunction slice after being

"sanitized" by the processor 702 and through the radio network bus 712, no direct access to the local RF control bus 726 is provided.

With regard to the external control bus 728, however,  
 5 the external control bus 728 may leave the multifunction slice and connect to external assets. As examples, the external control bus 728 may carry antenna and interferometer switch configuration information. Such information may be used to configure an antenna for steering an antenna beam for  
 10 data link communications, for example.

Turning next to Figure 8, that figure shows a flow diagram 800 for configuring and operating a transceiver-processor building block in the transmit mode for secure and anti-jam communications. At step 802, a multifunction slice  
 15 is provided that includes a transceiver-processor building block as described above (i.e., including several transceivers coupled to a processor). Next, the method communicates preferably unencrypted data over a radio network bus to the processor (step 804). As noted above, the radio  
 20 network bus is accessible directly from outside the multifunction slice.



Continuing at step 806, the processor processes the data received over the radio network bus to encrypt and modulate the data, and form ECCM control data. The processor then communicates the control data to the transceivers over the  
 5 local RF control bus (step 808). As noted above, the local RF control bus is inaccessible directly from outside the multifunction slice. Furthermore, as noted above, an external control bus may communicate antenna control data directly to an antenna outside the multifunction slice (step  
 10 810). For reception, the process is reversed.

Thus, the transceiver-processor building block 700 provides multiple channel radio capability that may be programmed using the radio network bus 712 and local RF control bus 726 to perform transceiver, digital processing,  
 15 and cryptographic functions for a wide range of electronic radio functions. Thus, the complex and costly federated (i.e., custom) design approach to prior radio systems is avoided. In other words, the transceiver-building block 700 provides a single design unit that eliminates the need for  
 20 multiple receiver, transmitter, pre-processor, signal processors, data processors, and cryptographic processors used in the past.

Note also that including cryptographic processing within the processor 702 allows the building block 700 to provide complete separation between the radio network bus 712, which contains Red (sensitive) data and the local RF control bus 726, which is connected to Black assets capable of radiation. In other words data received over the radio network bus 712 need not be propagated elsewhere before transmission, particularly not near areas of the electronic radio system that may cause the network bus data to be radiated into space. Furthermore, the independent IQ interfaces 718-724 and local RF control bus 726 greatly decreases interdependencies among radio functions, reduces the impact to the complete electronic radio system when a new radio function is added, limits radio system impacts that might otherwise be caused by an internal transceiver-processor building block failure propagating effects to other parts of the radio system, and simplifies integration and test during the development cycle.

While the invention has been described with reference to a preferred embodiment, it will be understood by those skilled in the art that various changes may be made and equivalents may be substituted without departing from the

5

[illegible]